High-Density and Highly-Reliable Binary Neural Networks Using NAND Flash Memory Cells as Synaptic Devices
- Author(s)
- Lee, Sung-Tae; Kim, Hyeongsu; Bae, Jong-Ho; Yoo, Honam; Choi, Nag Yong; Kwon, Dongseok; Lim, Suhwan; Park, Byung-Gook; Lee, Jong-Ho
- Type
- Conference Paper
- Citation
- 65th Annual IEEE International Electron Devices Meeting, IEDM 2019
- Issued Date
- 2019-12-07
- Abstract
- A novel synaptic architecture based on NAND cell strings is proposed as a high-density synapse capable of XNOR operation for binary neural networks (BNNs) for the first time. By changing the threshold voltage of NAND flash cells and input voltages in complementary fashion, the XNOR operation is successfully demonstrated. The large on/off current ratio (~7×105) of NAND flash cells can implement high-density and highly-reliable BNNs without error correction codes. It is shown that without conventional ISPP scheme, only 1 erase or program pulse can achieve sufficiently low bit-error rate. Finally, the estimated synapse area of VNAND memory with 128 stacks is ~100 times that of 2T2R synapse in RRAMs. © 2019 IEEE.
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Conference Place
- US
San Francisco
- URI
- https://scholar.gist.ac.kr/handle/local/34044
- 공개 및 라이선스
-
- 파일 목록
-
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.