

## Foreword Special Issue on "New Simulation Methodologies for Next-Generation TCAD Tools"

TECHNOLOGY computer-aided design (TCAD) is an integral part of the development process of semiconductor technologies and devices, a field which has become increasingly complex and heterogeneous. Processing of integrated circuits requires nowadays over 400 process steps, and the resulting devices often have an intricate 3-D structure and contain various specifically designed materials. The full device behavior can only be understood by considering effects on all length scales from atomistic (material properties, interfaces, defects, and so on), to nanometric (quantum confinement, non-bulk properties, tunneling, ballistic transport, and so on), to full-chip dimensions (strain, heat transport, and so on), and time scales from femtoseconds (scattering, ferroelectric switching time, and so on) to seconds (trapping times, degradation, and so on). Voltages, currents, and charges have been scaled to such low levels that statistical effects and process variations have a strong impact. Devices based on new materials (e.g., 2-D crystals) and physical principles (ferroelectrics, magnetic materials, qubits, and so on) challenge standard TCAD approaches. While the simulation methods developed by the physics community can describe the basic device behavior, they often lack important simulation capabilities like, for example, transient simulations or integration with other TCAD tools, and are often too slow for daily use. Due to the complexity of semiconductor technology, it becomes more and more difficult to assess the impact of a change in processing or device structure on circuit performance by looking at a single aspect of an isolated device under idealized conditions. Instead, a TCAD tool chain is required which can handle realistic device structures embedded in a chip environment. New methodologies are required for all aspects of TCAD to ensure an efficient tool chain covering from atomistic effects to circuit behavior based on flexible simulation models that can handle new materials, device principles, and the ensuing large-scale simulations and that make use of artificial intelligence for well-chosen (sub)routines to decrease the overall simulation time. This Special Issue features six invited and 18 regular papers that address these problems.

In the first invited paper, M. Stettler *et al.* review the application of the TCAD tool chain to process and device development. The tool hierarchy starts at the atomistic level with quantum mechanical simulations for material design and ends at the chip level for which, for example, the operating temperature is calculated to estimate device degradation. It is shown how the simulation programs of the different levels are linked to obtain short turn-around times as well as reliable results.

E. M. Bazizi *et al.* discuss in their invited paper the development of a material-to-system co-optimization platform aimed at maximizing the chip performance, and at minimizing the occupied area and power consumption at the same time. At the system level, even the impact of algorithms, software, and applications can be considered to select the best technology and devices.

In the third invited paper by C. Jeong *et al.*, the application of machine learning to the TCAD tool chain is discussed, and it is shown that the combination of artificial intelligence and TCAD enables large-scale and high-throughput simulations not possible before. For example, tunneling can be described by a simpler but more CPU-efficient and robust model based on machine learning, where a part of the physics-based model is replaced by a neural network.

A. Afzalian *et al.* describe in the fourth invited paper the development of an advanced DFT-NEGF simulator for MOSFETs based on 2-D materials in which the error-prone step of matching simpler Hamiltonians to the *ab initio* methods is avoided. With this fundamental tool, standing at the basis of the TCAD tool chain, they explore novel materials and device concepts.

In the fifth invited paper by G. Eneman *et al.*, TCAD is utilized to investigate the dependence of the mechanical stress in SiGe nanowires on the layout and quality of the epitaxial source/drain stressors based on simulations that are modeled according to the process flow developed by a major research institution.

In the sixth invited paper L. Codecasa *et al.* show how to exploit CPU-efficient algorithms to derive from a 3-D thermal simulation, which covers length scales differing by many orders of magnitude, the structure function of a highspeed SiGe HBT required for generating a thermal compact model that can be used to explore the impact of self-heating at the circuit level.

Digital Object Identifier 10.1109/TED.2021.3116395

<sup>0018-9383 © 2021</sup> IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

CHRISTOPH JUNGEMANN, *Guest Editor-in-Chief* Faculty of Electrical Engineering and Information Technology RWTH Aachen University 52062 Aachen, Germany

FABRIZIO BONANI, *Guest Editor* Department of Electronics and Telecommunications Politecnico di Torino 10129 Turin, Italy

STEPHEN M. CEA, *Guest Editor* Intel Corporation Hillsboro, OR 97124 USA

ELENA GNANI, *Guest Editor* University of Bologna 40126 Bologna, Italy SUNG-MIN HONG, *Guest Editor* Gwangju Institute of Science and Technology Gwangju 500-712, Republic of Korea

SEONGHOON JIN, *Guest Editor* Samsung San Jose, CA 95134 USA

XIAOYAN LIU, *Guest Editor* School of Electronics Engineering and Computer Science Peking University Beijing 100871, China

VICTOR MOROZ, *Guest Editor* Synopsys Mountain View, CA 94043 USA

ANNE VERHULST, *Guest Editor* imec 3001 Leuven, Belgium



Christoph Jungemann (Fellow, IEEE) received the M.Sc. (Dipl.-Ing.) and Ph.D. (Dr.-Ing.) degrees in electrical engineering from the RWTH Aachen University, Aachen, Germany, in 1990 and 1995, respectively.

He worked with the Research and Development Department, Fujitsu, Kawasaki, Japan, from 1995 to 1997. He was a Senior Engineer at the University of Bremen, Bremen, Germany, from 1997 to 2002, where he received the *venia legendi* for electromagnetic theory. He spent a year at the Center for Integrated Systems, Stanford University, Stanford, CA, USA, as a Research Associate. In 2003, he joined the Technical University of Braunschweig, Braunschweig, Germany, as a Researcher and became a Professor at the University of the Armed Forces in Munich, Munich, Germany, in 2006, where he was the Chair for microelectronics until 2011. Since 2011, he has been a Professor of electromagnetic theory at the RWTH Aachen University and the Head of the Institute of Electromagnetic Theory. From 2017 to 2021, he was the Dean of Academic Affairs

with the Faculty of Electrical Engineering and Information Technology, RWTH Aachen University. He has published two books, three book chapters, and more than 250 articles in scientific journals and conference proceedings. His research focuses on the development of simulation approaches for charge transport in semiconductor devices including electronic noise, THz waves, device degradation, and organic materials.

Dr. Jungemann was a co-recipient of the IEEE Paul-Rappaport-Award in 2005. In 2017, he received the RWTH Aachen University Award for excellence in teaching. From 2007 to 2010, he was an Editor of the IEEE TRANSACTIONS OF ELECTRON DEVICES.



**Fabrizio Bonani** (Senior Member, IEEE) received the Laurea *(cum laude)* and Ph.D. degrees in electronics engineering from the Politecnico di Torino, Turin, Italy, in 1992 and 1996, respectively.

He is currently a Full Professor of electronics with the Politecnico di Torino. His current research include the modeling and design of semiconductor devices through physical and compact models, with a focus on noise and variability device simulations and on thermal device and circuit assessment; the stability and noise analysis of nonlinear autonomous and forced circuits, with an emphasis on RF and microwave applications; the development of innovative techniques for the design and optimization of energy harvesting micro- and nanosystems; and the development of innovative devices for unconventional computation approaches, such as the development of memcomputing and oscillator-based computation machines.



**Stephen M. Cea** received the B.S. degree in electrical engineering from the University of New Hampshire, Durham, NH, USA, in 1990, and the M.S. and Ph.D. degrees in electrical engineering from the University of Florida, Gainesville, FL, USA, in 1993 and 1996, respectively.

In 1996, he joined the TCAD Department, Intel Corporation, Hillsboro, OR, USA, where he currently manages the Device and Process Modeling Group. He has published over 20 works in refereed journals and conferences and holds greater than 25 patents.



**Elena Gnani** (Senior Member, IEEE) is an Associate Professor at the University of Bologna, Bologna, Italy. Her research interests include the development of physical transport models in semiconductor devices and numerical analysis techniques, with special emphasis on the study of quantum-confined devices, such as FinFETs, silicon nanowires (NW), steep-slope devices, and quasi ballistic transport in nano-MOSFETs. She has authored or coauthored more than 180 papers published in refereed international journals and in proceedings of major international conferences.

Dr. Gnani is currently an EDS Distinguished Lecturer and a member of the EDS Technology Computer Aided Design Committee. She serves as an Associate Editor for the IEEE TRANSACTIONS ON ELECTRON DEVICES.



**Sung-Min Hong** received the B.S. degree in electrical engineering and the Ph.D. degree in electrical engineering and computer science from Seoul National University, Seoul, South Korea, in 2001 and 2007, respectively.

From 2007 to 2011, he was a Post-Doctoral Researcher at Bundeswehr University Munich, Neubiberg, Germany. From 2011 to 2013, he was a Staff Engineer at the Device Laboratory, Samsung Semiconductor Inc., San Jose, CA, USA. He is currently an Associate Professor at Gwangju Institute of Science and Technology, Gwangju, South Korea. His main research interest includes physics-based device modeling.

Dr. Hong currently serves as an Associate Editor for the IEEE TRANSACTIONS ON ELECTRON DEVICES.



**Seonghoon Jin** received the Ph.D. degree in electrical engineering from Seoul National University, Seoul, South Korea, in 2006.

He is a Principal Engineer at the Device Laboratory, Samsung Semiconductor Inc., San Jose, CA, USA. His research interests include modeling and simulation of devices, processes, and material physics.



Xiaoyan Liu received the B.Sc., M.Sc., and Ph.D. degrees from Peking University, Beijing, China, in 1988, 1991, and 2001, respectively.

She is currently a Professor with the Department of Microelectronics, Peking University. She has been the Director of Beijing Engineering Research Center of Active Matrix Display, Beijing, since 2013. She has published more than 200 research papers and coauthored one book on microelectronics. Her research interests include the modeling and simulation of physical phenomena in the field of microelectronics.



**Victor Moroz** received the M.S. degree in electrical engineering from Novosibirsk Technical University, Siberia, Russia, and the Ph.D. degree in applied physics from the University of Nizhny Novgorod, Nizhny Novgorod, Russia, in 1992.

After engaging in technology development at several semiconductor manufacturing companies and teaching semiconductor physics at the university, he joined Stanford Spin-Off Technology Modeling Associates in 1995. After initial public offering (IPO) in 1997, the Technology Modeling Associates (TMA), Sunnyvale, CA, USA, TCAD Team became a part of Avanti Fremont, CA, USA, in 1998, and in 2002, it became a key part of Synopsys, Mountain View, CA, USA, connecting a synthesis company to the manufacturing. He is currently a Synopsys Fellow, engaged in a variety of projects on modeling advanced CMOS with over 300 granted and pending U.S. and international patents.

Dr. Moroz serves as an Editor for IEEE ELECTRON DEVICE LETTERS.



**Anne Verhulst** received the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA, USA, in 2004.

She is a Principal Member of Technical Staff at imec, Leuven, Belgium. She has coauthored over 100 papers in journals and at conferences. Her research interests include physics-based modeling and calibration of novel devices, such as tunnel fieldeffect transistors, devices including ferroelectric materials, and single-molecule sensing field-effect transistors.